Analog Engineer - Layout design

Analog Engineer - Layout design

Ciena Limited, German Branch

Hexjobs Insights

Ciena seeks a Layout Design Engineer in Braunschweig, Germany. Key duties include layout design, circuit verification, and collaboration. Requires Master’s or Bachelor’s in relevant field and 3+ years of experience.

Schlüsselwörter

layout design
optical communication
CMOS
EDA tools
Cadence Virtuoso
high-speed SerDes
analog IC
verification
simulation

Introduction

As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology company that leads with our humanity—driving our business priorities alongside meaningful social, community, and societal impact.

How You Will Contribute:

As a layout design engineer, you will be responsible for doing the implementation and verification of circuit designs for optical communication. As part of a wider development team, you will interact and collaborate with many designers from different teams to provide the optimum solutions to meet product performance and quality. As layout design engineer you will work with the latest silicon technologies in CMOS integrated circuits manufacturing. You will be part of a world-class R&D development team.

  • You will conduct layout designs applying latest tools to meet the performance requirements of the respective circuit blocks and meet the design rules of the respective technology
  • You will create circuit views and will verify its performance by simulation
  • You will implement higher level blocks for top level integration.

Your profile

The Must Haves: • Master’s degree or bachelor’s in electrical engineering, computer science or related subject.

• 3+ years of industry experience is a plus in analog/mixed-signal IC layout, high-speed SerDes, or optical PHY design.
• Hands-on experience with EDA tools such as Cadence Virtuoso, Innovus, Calibre, or Synopsys tools
• Experience with DRC, LVS, ERC, EM/IR checks, and physical verification flows

Assets:

  • Strong analytical and debugging skills.
  • Self-motivated, ability to work in a multi-disciplinary multi-site team
  • Own assignments with full accountability, remain engaged, be proactive and positive while solving very challenging problems.
  • Excellent language skills in English and basic skills in German.

We offer

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Contact

Not ready to apply? Join our Talent Community to get relevant job alerts straight to your inbox.

Aufrufe: 11
Veröffentlichtvor 5 Tagen
Läuft abin 25 Tagen

Ähnliche Jobs, die für Sie von Interesse sein könnten

Basierend auf "Analog Engineer - Layout design"

Keine Angebote gefunden, versuchen Sie, Ihre Suchkriterien zu ändern.